

CLAIMS

Sub A7

1 1. A data receiving unit for receiving data transmissions in which data is trans-  
2 mitted in parallel over a plurality of conductors and a forwarded clock signal, synchronized  
3 with the data, is received over a further conductor, said unit comprising:

4 a. an input latch connected to receiving the data on said data conduc-  
5 tors, said latch being clocked by alternate transitions of said forwarded clock check signal,

6 b. means for maintaining a delayed replica of said forwarded clock sig-  
7 nal in synchronism with said forwarded clock signal, said delayed replica being a local clock  
8 signal for internal operations of said receiving unit,

9 c. a second latch connected to receive the contents of said input latch,  
10 said second latch being clocked by said local clock signal on transitions alternate to those on  
11 which said input latch is clocked.

1 2. A data receiving unit for receiving double-data-rate transmissions in which  
2 data is transmitted in parallel over a plurality of conductors and a forwarded clock signal,  
3 synchronized with the data, is received over a further conductor, said unit comprising:

4 a. first and second input latches connected to receive the data on said  
5 data conductors, said latch as being clocked by alternate transitions of said forwarded clock  
6 signal,

7 b. means for maintaining a delayed replica of said forwarded clock sig-  
8 nal in synchronism with said forwarded clock signal, said delayed replica being a local clock  
9 signal for internal operations of said receiving unit,

10 c. the third and forth latches connected to receive the contents of said  
11 first and second input latches, respectively, said third and forth latches being clocked the  
12 same transitions of said local clock signal.

1 3. The receiving unit defined in claim 2 in which said first and third latches are  
2 clocked by corresponding clock edges and further including a delay element disposed in the  
3 data path from said first latch to said third latch, thereby to prevent jitter in the relative  
4 phase of the clock signals applied to said first and third latches from causing errors in the  
5 transfer of data from said first latch to said third latch.

1 4. The data receiving unit defined in claim 3 in which said synchronism main-  
2 taining means synchronizes said delayed replica with the forwarded clock signal as received  
3 at said first latch.

1 5. The receiving unit defined in claim 4 in which said local clock signal is de-  
2 layed relative to the forwarded clock signal by an interval that is substantially equal to the  
3 time required for the local clock signal to reach components in said receiving unit clocked  
4 by that signal.

Add A87